IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524
Regular Section
A 2-GHz Low-Power Down-Conversion Mixer in 0.18-μm CMOS Technology
Jun-Da CHENZhi-Ming LINJeen-Sheen ROW
Author information
JOURNAL RESTRICTED ACCESS

2008 Volume E91.C Issue 1 Pages 64-71

Details
Abstract

A low-voltage and low-power RF mixer for WCDMA applications is presented. The paper presents a novel topology mixer that leads to a better performance in terms of isolation and power consumption for low supply voltage. The measuring results of the proposed mixer achieve: 7dB power conversion gain, 10.4dB double side band (DSB) noise figure, -2dBm input third-order intercept point (IIP3), and the total dc power consumption of this mixer including output buffers is 2.2mW from a 1V supply voltage. The current output buffer is about 1.96mW, the excellent LO-RF, LO-IF and RF-IF isolation achieved up to 49dB, 39.5dB and 57.3dB, respectively.

Content from these authors
© 2008 The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top